

香港中文大學

The Chinese University of Hong Kong

# CENG3430 Rapid Prototyping of Digital Systems Appendix: Use of Signal and Variable

#### Ming-Chang YANG mcyang@cse.cuhk.edu.hk

#### Outline



- Use of Signal and Variable architecture body - Outside Process: **Outside Process Concurrent Statements** – Inside Process: process(sensitivity list) Sequential Statements **Combinational Process**  Combinational Process *No* clock triggering – Has **no CLK** triggering
  - Sequential Process Clock triggering exists (if/wait until CLK)

CENG3430 Appendix: Use of Signal and Variable

Sequential Process

– Has **CLK** triggering

## **Outside Process**



- Signal assignments outside a process
  - All the statements outside processes are concurrent and will be <u>executed once whenever any RHS signal changes</u>.

architecture test\_arch of test is out1 <= in1 and in2; -- concurrent statement out2 <= in1 or in2; -- concurrent statement end test\_arch;

Variable assignments outside a process

– Variables can only live *inside* processes!

- Signal assignments outside a process: All the statements outside processes will be <u>executed once</u> whenever any RHS signal changes.
- Variable assignments outside a process : Variables can only live <u>inside</u> processes!

# **Combinational Process**

- A combinational process will be executed once whenever any signal in the sensitivity list changes.
  - No clock triggering can be found inside.

```
process(in1, in2) -- sensitivity list
variable v1, v2: std_logic;
begin

    s1 <= in1 and in2;
    s1 <= in1 or in2; -- the last asgmt. for s1
    v1 := in1 and in2;
    v1 := in1 or in2;
end process</pre>
```

- Signal assignments inside a combinational process:
   Only <u>the last</u> assignment for a particular signal takes effect.
- Variable assignments inside a combinational process:
   <u>All</u> assignments take effect immediately and sequentially.

## **Class Exercise 1**

1 signal S1, S2: bit; 2 signal S\_OUT: bit\_vector(1 to 8); 3 process (S1, S2) 4 variable V1, V2: bit; 5 begin V1 := '1';6 7 V2 := '1'; 8 S1 <= '1'; 9 S2 <= '1'; 10 S OUT(1) <= V1;11 S  $OUT(2) \le V2;$ 12 S OUT(3) <= S1; 13 S  $OUT(4) \le S2;$ 14 V1 := (0);15 V2 := (0);16 S2 <= '0'; S OUT(5) <= V1;17 18 S  $OUT(6) \le V2;$ S OUT(7) <= S1; 19 20 S OUT(8) <= S2; 21 end process;

Student ID:	Date:
Name:	

- Which line(s) will NOT take effect? Answer:
- When will the process be executed? Answer:

- What are the values of S OUT after execution?
- S OUT(1): S OUT(5):
- S\_OUT(3): S\_OUT(7):
- S\_OUT(4): S\_OUT(8):
- S\_OUT(2): S\_OUT(6):

# Class Exercise 1 (Answer)



1	signal S1, S2: bit;	•	W
2	<pre>signal S_OUT: bit_vector(1 to 8);</pre>		to
3	process (S1, S2)		ld
4	variable V1. V2: bit;		A
5	begin		1.1
6	$V1 \cdot - \cdot 1^{2} \cdot$		
7	$V \perp \cdot - \perp \cdot$		
	VZ := T	٠	W
8	S1 <= ·1 <sup>2</sup> ;		ha
9	<del>\$2 &lt;= `1';</del> Has no effect∢		
10	S_OUT(1) <= V1; Assigns '1'		A
11	S_OUT(2) <= V2; Assigns '1'		١٨
12	S OUT(3) <= S1; Assigns '1'		VV
13	S OUT(4) <= S2: Assigns '0'		
14	V1 := (0):	٠	W
15	$\frac{1}{\sqrt{2}} = \frac{1}{\sqrt{2}}$		C
16	$V_2 = 0$ , $S_2 = \{0\}$ , Overnides Line 0.		2_
<b>TO</b>	$52 = 0^{\circ}$ ; Overrides Line 9.	S	OU
1/	$S_001(5) <= V1; Assigns \cdot 0^{-1}$	<u> </u>	
18	S_OUT(6) <= V2; Assigns '0'	2_	_00
19	S_OUT(7) <= S1; Assigns '1'	<b>S</b> _	_0U
20	S_OUT(8) <= S2; Assigns '0'	ς	
21	end process;	<u> </u>	_~~

- Which line(s) will NOT take effect? Answer: Line 9
- When will the process be executed? Answer:

When S1 or S2 changes

 What are the values of S\_OUT after execution?

```
S_OUT(1): '1' S_OUT(5): '0'
S_OUT(2): '1' S_OUT(6): '0'
S_OUT(3): '1' S_OUT(7): '1'
S_OUT(4): '0' S_OUT(8): '0'
```

# **Sequential/Clocked Process**



- A sequential process will be executed on clock edges regularly or when async. condition satisfies.
  - A clock edge detection can be found inside.
     process(sensitivity list)
     begin

```
... -- same as a combinational process
if ( risign_edge(clk) ) then
out1 <= in1 and in2; -- "<=" works like a flip-flop
end if;
... -- same as a combinational process
end process;</pre>
```

Signal assignments inside a sequential process:
 Only <u>the last</u> assignment for a particular signal takes effect;
 <= is a flip-flop: The assignment takes effect on the next edge.</li>
 Variable assignments inside a sequential process :

<u>**All</u>** assignments take effect immediately and sequentially.</u>

Class Exercise 2	Student ID: Name:	_ Date:
------------------	----------------------	---------

• Find the signal results after clock edges t1 ~ t4:

```
signal s1: integer:=1;
                                 t1
                                      t2
                                           t3
                                                 t4
signal s2: integer:=2;
signal s3: integer:=3;
process
                                                t3
                                      t1
                                           t2
                                                    t4
begin
                                 s1
wait until rising edge(clk);
  s1 <= s2 + s3;
                                 s2
  s2 <= s1;
                                 s3
  s3 <= s2;
  sum <= s1 + s2 + s3;
                                 sum
end process
end
```

#### Class Exercise 2 (Answer)

• Find the signal results after clock edges t1 ~ t4:

```
signal s1: integer:=1;
                                  t1
                                        t2
                                             t3
                                                   t4
signal s2: integer:=2;
signal s3: integer:=3;
process
                                        t1
                                            t2
                                                 t3
                                                      t4
begin
                                       2+3 1+2 5+1
                                                      3+5
                                  s1
wait until rising edge(clk);
  s1 <= s2 + s3;
                                             5
                                                  3
                                  s2
                                        1
                                                       6
  s2 <= s1;
                                  s3
                                        2
                                                  5
                                                       3
                                             1
  s3 <= s2;
                                            5+1
                                                 3+5
                                                      6+3
  sum <= s1 + s2 + s3;</pre>
                                       1+2
                                  sum
                                            +2
                                                 +1
                                                      +5
end process
                                        +3
```

Signal assignments inside a sequential process: <= is a flip-flop: The assignment takes effect on the next edge.</p>



#### **Class Exercise 3**

Student ID:	Date:
Name:	

• Find the signal results after clock edges t1 ~ t4:

```
process
variable v1: integer:=1;
variable v2: integer:=2;
variable v3: integer:=3;
begin
wait until rising edge(clk);
  v1 := v2 + v3;
  v2 := v1;
  v3 := v2;
  sum <= v1 + v2 + v3;
end process
end
```



	t1	t2	t3	t4
<b>v1</b>				
v2				
v3				
sum				

#### Class Exercise 3 (Answer)

• Find the signal results after clock edges t1 ~ t4:

```
process
variable v1: integer:=1;
variable v2: integer:=2;
variable v3: integer:=3;
begin
wait until rising edge(clk);
  v1 := v2 + v3;
  v2 := v1;
  v3 := v2;
  sum <= v1 + v2 + v3;
end process
end
```



	t1	t2	t3	t4
<b>v1</b>	2+3	5+5	10+ 10	20+ 20
v2	5	10	20	40
v3	5	10	20	40
sum	15	30	60	120

Variable assignments inside a sequential process : <u>All</u> assignments take effect immediately and sequentially.



# Summary



- Signal assignments outside a process: All the statements outside processes will be <u>executed once</u> whenever any RHS signal changes.
- Variable assignments outside a process : Variables can only live <u>inside</u> processes!
- Signal assignments inside a combinational process:
   Only <u>the last</u> assignment for a particular signal takes effect.
   Variable assignments inside a combinational process:
  - **All** assignments take effect immediately and sequentially.
- Signal assignments inside a sequential process:
   Only <u>the last</u> assignment for a particular signal takes effect;
   <= is a flip-flop: The assignment takes effect on the next edge.</li>
   Variable assignments inside a sequential process :
   All assignments take effect immediately and sequentially.